|
|
|
 |
22 Dicembre 2022 |
Postato da: amiwell79 |
| WinUAE v4.10.0 |
|
Aggiornamento del noto emulatore amiga che gira su windows
https://www.winuae.net/
4.9.x bugs fixed
Sprite to playfield and playfield to playfield collisions were unreliable.
RTG (uaegfx) overlay was not drawn. 32-bit Windows only.
Magic mouse mode without virtual mouse driver installed: mouse position was incorrect in RTG modes and it also ignored scaling modes.
If hardware emulated RTG board VRAM was immediately (no gap in address space) after any RAM/ROM region and JIT direct was enabled: first 4096 bytes (host CPU page size) of VRAM was not fully JIT direct compatible and any direct read or write to first 4096 bytes would not access VRAM correctly, causing unexpected graphics glitches.
Quickstart panel floppy bootblock check used current track of drive (not track 0). Broken when FloppyBridge support was added.
Hires resolution and hires BPLCON1 bit set (or shres and shres BPLCON1 bit): single pixel horizontal offset may have appeared in right side of screen. AGA and non-subpixel mode only.
CD32/CDTV Quickstart mode “remembered” previous DF0: setting and didn’t disable it by default (even if Quickstart panel showed it as disabled).
CD32/CDTV Quickstart panel DF0: was not possible to select/enable.
Z2 RAM configuration was unreliable.
Older bugs fixed
CHD CD image CD audio timing fix.
Direct3D11 with custom shaders leaked memory.
Directory filesystem softlinks fixed.
68060 without FPU or disabled FPU and executing FPU instruction that uses -(An) or (An)+ addressing mode: D7 was modified when exception stack frame was created.
Reading from non-existing custom register always returned 0xFFFF instead of data that previous cycle’s possible DMA access transferred.
Higher 68000/010 integer clock multipliers (4x+) in CE mode: chipset access timing was not accurate.
Second 1M extended ROM bank is now internally split to two 512k banks. Non-aligned bank start and size caused problems in some configs.
Hardware emulated RTG boards that have physically swapped red and blue output (Spectrum, Piccolo, Piccolo SD64) had wrong colors in 24/32-bit modes.
Piccolo Z3 and Piccolo SD64 Z3 had wrong autoconfig board logical size (which crashed the driver).
CD audio was not resumed if WinUAE was unminimized and minimize was configured to pause emulation.
Debugging related updates and fixes
Ultra extreme overscan mode. Shows complete full raster including blanking regions. Horizontal and vertical blanking disabled. COLOR0 changes are always visible.
DMA debugger shows CIA accesses (including cycles lost due to E-Clock sync) and Chip RAM RAS/CAS addressing values.
DMA debugger shows CPU memory access type (instruction fetch or data access). Interrupt level and interrupt level change detection are included.
DMA debugger shows CPU opcodes in basic form (“NOP”, “MOVE” etc), vertically. Which can look a bit weird…
Added CPU STOP state information to DMA debugger (| = STOP idle cycle, + = STOP idle cycle and higher IPL detected = STOP ending soon)
Visual DMA debugger shows conflicting cycles as blinking red pixels.
Horizontal and vertical position are now included in debugger history output (H/HH)
Added OR, AND and XOR operators to debugger calculator (|, &, ^).
sp command parsed attached sprites incorrectly.
It was not possible to enter debugger anymore if CPU was stuck in stopped state after entering and exiting the debugger once.
Tracing STOP instruction now works differently, each single step executes one internal STOP “round”.
Memwatch break point that crossed 64k “bank” didn’t map last 64k “bank” if it was only partially needed.
Self modifying code (smc) debugger feature now clears detected modifications if 68020+ instruction cache is flushed.
DMA debugger (both console and visual) better support for variable/toggling horizontal and vertical line counts. |
|
|
|
|
